

TPS1663x 60-V, 6-A eFuse with Adjustable Output Power Limiting


1 Features

- 4.5-V to 60-V Operating voltage, 67-V absolute maximum
- Integrated 60-V, 31-m Ω R_{ON} Hot-Swap FET
- 0.6-A to 6-A Adjustable current limit (\pm 7%)
- Low Quiescent current, 21- μ A in shutdown
- Adjustable output power limiting (TPS16632 only) (\pm 6%)
- Adjustable UVLO and OVP cut off with \pm 2% accuracy
 - Fixed 39-V maximum overvoltage clamp (TPS16632 only)
- Adjustable output slew rate control for inrush current limiting
 - Charges large and unknown capacitive loads through thermal regulation during device power up
- Power Good Output (PGOOD)
- Selectable overcurrent fault response options between Auto-Retry and Latch Off (MODE)
- Analog current monitor (IMON) output (\pm 6%)
- UL 2367 Recognized
 - File No. E169910
 - RILIM \geq 3k Ω
- IEC 62368-1 Certified
- Available in easy-to-use 24- Pin VQFN package

2 Applications

- Factory automation and control – PLC, DCS, HMI, I/O modules, sensor hubs
- Motor drives – CNC, encoder supply
- Electronic circuit breakers
- Telecom radios
- Industrial printers

Simplified Schematic



3 Description

The TPS1663x is an easy to use, positive 60 V, 6-A eFuse with a 31-m Ω integrated FET. Protection for the load, source and eFuse itself are provided along with adjustable features such as accurate overcurrent protection, fast short circuit protection, output slew rate control, overvoltage protection and undervoltage lockout. The TPS16332 device integrates adjustable output power limiting (PLIM) functionality that simplifies and enables compliance to standards such as IEC61010-1 and UL1310. The device also includes adjustable overcurrent functionality. PGOOD can be used for enable and disable control of the downstream DC-DC converters.

A shutdown pin provides external control for enabling and disabling the internal FET as well as placing the device in a low current shutdown mode. For system status monitoring and downstream load control, the device provides fault and a precise current monitor output. The MODE pin allows flexibility to configure the device between the two current-limiting fault responses (latch off and auto-retry).

The devices are available in a 4-mm \times 4-mm 24-pin VQFN package and are specified over a -40°C to $+125^{\circ}\text{C}$ temperature range.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS16630 TPS16632	VQFN (24)	4.00 mm \times 4.00 mm
TPS16630	HTSSOP (20)	6.50 mm \times 4.40 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Output Power Limiting Performance of TPS16632




Table of Contents

1 Features	1	9.4 Device Functional Modes	24
2 Applications	1	10 Application and Implementation	25
3 Description	1	10.1 Application Information	25
4 Revision History	2	10.2 Typical Application	25
5 Device Comparison Table	4	10.3 System Examples	28
6 Pin Configuration and Functions	4	11 Power Supply Recommendations	29
7 Specifications	6	11.1 Transient Protection	29
7.1 Absolute Maximum Ratings	6	12 Layout	31
7.2 ESD Ratings	6	12.1 Layout Guidelines	31
7.3 Recommended Operating Conditions	6	12.2 Layout Example	32
7.4 Thermal Information	6	13 Device and Documentation Support	34
7.5 Electrical Characteristics	7	13.1 Documentation Support	34
7.6 Timing Requirements	8	13.2 Receiving Notification of Documentation Updates	34
7.7 Typical Characteristics	9	13.3 Community Resources	34
8 Parameter Measurement Information	12	13.4 Trademarks	34
9 Detailed Description	13	13.5 Electrostatic Discharge Caution	34
9.1 Overview	13	13.6 Glossary	34
9.2 Functional Block Diagram	14	14 Mechanical, Packaging, and Orderable Information	34
9.3 Feature Description	15	14.1 Package Option Addendum	35

4 Revision History

Changes from Revision D (August 2019) to Revision E Page

- Changed UL 2367 and UL 60950 recognition pending to UL 2367 Recognized 1
- Added IEC 62368-1 Certified to the [Features](#) section..... 1

Changes from Revision C (March 2019) to Revision D Page

- Changed the absolute maximum voltage in [Features](#) 1
- Changed the adjustable output power limiting in [Features](#) 1
- Changed the [Absolute Maximum Ratings](#) IN, P_IN, OUT, UVLO, \overline{FLT} , PGOOD maximum input voltage..... 6
- Added $T_A = 25^\circ\text{C}$ to the [Absolute Maximum Ratings](#) IN, P_IN (10ms transient) input voltage 6
- Changed the $V_{(OVPF)}$ maximum in [Electrical Characteristics](#) 7
- Changed $V_{(SEL_PLIM)}$, $I_{(PLIM)}$, and $I_{(dVdT)}$ minimum and maximum..... 7
- Changed the $P_{(PLIM)}$ minimum, typical, and maximum..... 7

Changes from Revision B (December 2018) to Revision C Page

- Changed from Advance Information to Production Data 1

Changes from Revision A (October 2018) to Revision B Page

- Updated the TPS16632 RGE Package VQFN..... 4
- Updated [Functional Block Diagram](#)..... 14
- Updated [Layout Example](#) 32

Changes from Original (September 2018) to Revision A**Page**


• Changed Package Information	1
-------------------------------------	---

5 Device Comparison Table


PART NUMBER	OVERVOLTAGE PROTECTION	ADJUSTABLE OUTPUT POWER LIMITING
TPS16630	Overvoltage cut-off, adjustable	No
TPS16632	Overvoltage clamp, fixed (39-V max)	Yes

6 Pin Configuration and Functions


TPS16630 RGE Package
24-Pin VQFN
Top View



TPS16632 RGE Package
24-Pin VQFN
Top View



TPS16630 PWP Package
20-Pin HTSSOP
Top View



Pin Functions

NAME	PIN			TYPE	DESCRIPTION
	TPS16630		TPS16632		
	VQFN	HTSSOP	VQFN		
IN	1	1	1	P	Power Input. Connects to the DRAIN of the internal FET
	2	2	2		
	—	3	—		
P_IN	5	6	5	P	Supply voltage of the device. Always connect P_IN to IN directly
UVLO	6	7	6	I	Input for setting the programmable undervoltage lockout threshold. An undervoltage event turns off the internal FET and asserts $\overline{\text{FLT}}$ to indicate the power-failure.
OVP	7	8	—	I	Input for setting the adjustable overvoltage protection threshold (For TPS16630 Only). An overvoltage event turns off the internal FET and asserts $\overline{\text{FLT}}$ to indicate the overvoltage fault.
PLIM	—	—	7	I	Input for setting the adjustable output power limiting threshold (TPS16632 Only). Connect a resistor across PLIM to GND to set the output power limit. Connect PLIM to GND if PLIM feature is not used. See Output Power Limiting, PLIM (TPS16632 Only) section.
GND	8	9	8	—	Connect GND to system ground
dVdT	9	10	9	I/O	A capacitor from this pin to GND sets output voltage slew rate. Leaving this pin floating enables device power up in thermal regulation resulting in fast output charge. See the Hot Plug-In and In-Rush Current Control section
ILIM	10	11	10	I/O	A resistor from this pin to GND sets the overload limit. See Overload and Short Circuit Protection section.
MODE	11	12	11	I	Mode selection pin for Overload fault response. See the Device Functional Modes section
$\overline{\text{SHDN}}$	12	13	12	I	Shutdown pin. Pulling $\overline{\text{SHDN}}$ low makes the device to enter into low power shutdown mode. Cycling $\overline{\text{SHDN}}$ pin voltage resets the device that has latched off due to a fault condition
IMON	13	14	13	O	Analog current monitor output. This pin sources a scaled down ratio of current through the internal FET. A resistor from this pin to GND converts current to proportional voltage. If unused, leave it floating
$\overline{\text{FLT}}$	14	15	14	O	Fault event indicator. It is an open drain output. If unused, leave floating or connect to GND
PGOOD	16	16	16	O	Active High. A high indicates that the internal FET is enhanced. PGOOD goes low when the internal FET is turned OFF during a fault or when $\overline{\text{SHDN}}$ is pulled low. If PGOOD is unused then connect to GND or leave it floating
OUT	17	18	17	P	Power Output of the device.
	18	19	18		
	—	20	—		
N.C	3	4	3	—	No Connect
	4	5	4		
	15	17	15		
	19	—	19		
	20	—	20		
	21	—	21		
	22	—	22		
	23	—	23		
24	—	24			
PowerPad™				—	Connect PowerPad to GND plane for heat sinking. Do not use PowerPad as the only electrical connection to GND

7 Specifications

7.1 Absolute Maximum Ratings

 over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
IN, P_IN, OUT, UVLO, $\overline{\text{FLT}}$, PGOOD	Input Voltage	-0.3	67	V
IN, P_IN (10ms transient), $T_A = 25^\circ\text{C}$		-0.3	75	
OVP, dVdT, IMON, MODE, SHDN, ILIM		-0.3	5.5	
$\overline{\text{I}}_{\text{FLT}}$, I_{dVdT} , I_{PGOOD}	Sink current		10	mA
I_{dVdT} , I_{ILIM} , I_{PLIM} , I_{MODE} , $\overline{\text{I}}_{\text{SHDN}}$	Source current	Internally limited		
T_J	Operating Junction temperature	-40	150	°C
	Transient junction temperature	-65	$T_{(\text{TSD})}$	
T_{stg}	Storage temperature	-65	150	

- (1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
$V_{(\text{ESD})}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±1000	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
 (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
IN, P_IN	Input Voltage	4.5		60	V
OUT, UVLO, PGOOD, $\overline{\text{FLT}}$		0		60	
OVP, dVdT, IMON, MODE		0		4	
$\overline{\text{SHDN}}$		0		5	
ILIM	Resistance	3		30	kΩ
PLIM		60.4		150	
IMON		1			
IN, P_IN, OUT	External Capacitance	0.1			μF
dVdT		10			nF
T_J	Operating Junction temperature	-40	25	125	°C

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPS1663		UNIT
		RGE (VSON)	PWP (HTSSOP)	
		24 PINS	20 PINS	
$R_{\theta\text{JA}}$	Junction-to-ambient thermal resistance	31.4	32.2	°C/W
$R_{\theta\text{JC(top)}}$	Junction-to-case (top) thermal resistance	23.2	23.4	°C/W
$R_{\theta\text{JB}}$	Junction-to-board thermal resistance	10.2	10	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	0.3	0.3	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	10.2	9.9	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

Thermal Information (continued)

THERMAL METRIC ⁽¹⁾		TPS1663		UNIT
		RGE (VSON)	PWP (HTSSOP)	
		24 PINS	20 PINS	
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	2.8	3.6	°C/W

7.5 Electrical Characteristics

–40°C ≤ T_A = T_J ≤ +125°C, 4.5 V < V_(IN) = V_(P_IN) < 60 V, V_(SHDN) = 2 V, R_(ILIM) = 30 kΩ, IMON = PGOOD = $\overline{\text{FLT}}$ = OPEN, C_(OUT) = 1 μF, C_(dVdT) = OPEN. (All voltages referenced to GND, (unless otherwise noted))

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOLTAGE						
V _(IN) , V _(P_IN)	Operating input voltage		4.5		60	V
I _{Q(ON)}	Supply current	Enabled: V _(SHDN) = 2 V		1.38	1.7	mA
I _{Q(OFF)}		V _(SHDN) = 0 V		21	60	μA
V _(OVC)	Over voltage clamp	TPS16632 Only, V _(IN) > 40V, I _(OUT) = 1mA	35.7	36.6	39	V
UNDERVOLTAGE LOCKOUT (UVLO) INPUT						
V _(UVLOR)	UVLO threshold voltage, rising		1.176	1.2	1.224	V
V _(UVLOF)	UVLO threshold voltage, falling		1.09	1.122	1.15	V
I _(UVLO)	UVLO Input leakage current	0 V ≤ V _(UVLO) ≤ 60 V	–150	8	150	nA
OVERVOLTAGE PROTECTION (OVP) INPUT						
V _(OVPR)	over-voltage threshold voltage, rising		1.176	1.2	1.224	V
V _(OVPF)	over-voltage threshold voltage, falling		1.09	1.122	1.15	V
I _(OVP)	OVP Input leakage current	0 V ≤ V _(OVP) ≤ 4 V	–150	0	150	nA
CURRENT LIMIT PROGRAMMING (ILIM)						
I _(OL)	Over Load current limit	R _(ILIM) = 30 kΩ, V _(IN) – V _(OUT) = 1 V	0.54	0.6	0.66	A
		R _(ILIM) = 9 kΩ, V _(IN) – V _(OUT) = 1 V	1.84	2	2.16	A
		R _(ILIM) = 4.02 kΩ, V _(IN) – V _(OUT) = 1 V	4.185	4.5	4.815	A
		R _(ILIM) = 3 kΩ, V _(IN) – V _(OUT) = 1 V	5.58	6	6.42	A
I _(FASTTRIP)	Fast-trip comparator threshold		2xI _(OL)			A
I _(SCP)	Short Circuit Protect current		45			A
OUTPUT POWER LIMITING CONTROL (PLIM) INPUT – TPS16632 ONLY						
V _(SEL_PLIM)	Power Limit Feature select threshold		180	210	240	mV
I _(PLIM)	PLIM sourcing current	V _(PLIM) = 0 V	4.4	5.02	5.6	μA
P _(PLIM)	Max Output power	R _(PLIM) = 100 kΩ	94	100	106	W
		R _(PLIM) = 150 kΩ ⁽¹⁾	141.9	151	160.1	W
PASS FET OUTPUT (OUT)						
R _{ON}	IN to OUT total ON resistance	0.6 A ≤ I _(OUT) ≤ 6 A, T _J = 25°C	26	30.44	34.5	mΩ
R _{ON}	IN to OUT total ON resistance	0.6 A ≤ I _(OUT) ≤ 6 A, T _J = 85°C	33		45	mΩ
R _{ON}	IN to OUT total ON resistance	0.6 A ≤ I _(OUT) ≤ 6 A, –40°C ≤ T _J ≤ +125°C	19	30.44	53	mΩ
OUTPUT RAMP CONTROL (dVdT)						
I _(dVdT)	dVdT charging current	V _(dVdT) = 0 V	1.775	2	2.225	μA
GAIN _(dVdT)	dVdT to OUT gain	V _(OUT) / V _(dVdT)	23.5	25	26	V/V
V _(dVdTmax)	dVdT maximum capacitor voltage		3.8	4.17	4.75	V
R _(dVdT)	dVdT discharging resistance		10	16.6	26.6	Ω
CURRENT MONITOR OUTPUT (IMON)						
GAIN _(IMON)	Gain factor I _(IMON) :I _(OUT)	0.6 A ≤ I _(OUT) < 2 A	25.66	27.9	30.14	μA/A
		2 A ≤ I _(OUT) ≤ 6 A	26.22	27.9	29.58	μA/A

(1) Parameter guaranteed by design and characterization, not tested in production

Electrical Characteristics (continued)

$-40^{\circ}\text{C} \leq T_A = T_J \leq +125^{\circ}\text{C}$, $4.5\text{ V} < V_{(IN)} = V_{(P_IN)} < 60\text{ V}$, $V_{(\overline{\text{SHDN}})} = 2\text{ V}$, $R_{(LIM)} = 30\text{ k}\Omega$, $\text{IMON} = \text{PGOOD} = \overline{\text{FLT}} = \text{OPEN}$, $C_{(OUT)} = 1\text{ }\mu\text{F}$, $C_{(dVdT)} = \text{OPEN}$. (All voltages referenced to GND, (unless otherwise noted))

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
LOW IQ SHUTDOWN ($\overline{\text{SHDN}}$) INPUT						
$V_{(\overline{\text{SHDN}})}$	Open circuit voltage	$I_{(\overline{\text{SHDN}})} = 0.1\text{ }\mu\text{A}$	2.48	2.7	3.3	V
$V_{(\text{SHUTF})}$	$\overline{\text{SHDN}}$ threshold voltage for low IQ shutdown, falling		0.8			V
$V_{(\text{SHUTR})}$	$\overline{\text{SHDN}}$ threshold rising				2	V
$I_{(\overline{\text{SHDN}})}$	Leakage current	$V_{(\overline{\text{SHDN}})} = 0\text{ V}$	-10			μA
FAULT FLAG ($\overline{\text{FLT}}$): ACTIVE LOW						
$R_{(\overline{\text{FLT}})}$	$\overline{\text{FLT}}$ Pull-down resistance		36	70	130	Ω
$I_{(\overline{\text{FLT}})}$	$\overline{\text{FLT}}$ Input leakage current	$0\text{ V} \leq V_{(\overline{\text{FLT}})} \leq 60\text{ V}$	-150	6	150	nA
POWER GOOD (PGOOD)						
$R_{(\text{PGOOD})}$	PGOOD Pull-down resistance		36	70	130	Ω
$I_{(\text{PGOOD})}$	PGOOD Input leakage current	$0\text{ V} \leq V_{(\text{PGOOD})} \leq 60\text{ V}$	-150	6	150	nA
THERMAL PROTECTION						
$T_{(\text{J_REG})}$	Thermal regulation set point		136	145	154	$^{\circ}\text{C}$
$T_{(\text{TSD})}$	Thermal shutdown (TSD) threshold, rising			165		$^{\circ}\text{C}$
$T_{(\text{TSDhyst})}$	TSD hysteresis			11		$^{\circ}\text{C}$
MODE						
MODE_SEL	Mode selection	MODE = Open		Latch		
		MODE = Short to GND		Auto – Retry		

7.6 Timing Requirements

$-40^{\circ}\text{C} \leq T_A = T_J \leq +125^{\circ}\text{C}$, $4.5\text{ V} < V_{(IN)} = V_{(P_IN)} < 60\text{ V}$, $V_{(\overline{\text{SHDN}})} = 2\text{ V}$, $R_{(LIM)} = 30\text{ k}\Omega$, $\text{IMON} = \text{PGOOD} = \overline{\text{FLT}} = \text{OPEN}$, $C_{(OUT)} = 1\text{ }\mu\text{F}$, $C_{(dVdT)} = \text{OPEN}$. (All voltages referenced to GND, (unless otherwise noted))

PARAMETER		TEST CONDITIONS	MIN	NOM	MAX	UNIT
UVLO INPUT (UVLO)						
$\text{UVLO_}t_{\text{on}}(\text{dly})$	UVLO switch turnon delay	$\text{UVLO}\uparrow$ (100 mV above $V_{(\text{UVLOR})}$) to $V_{(\text{OUT})} = 100\text{ mV}$, $C_{(dVdT)} \geq 10\text{ nF}$, [$C_{(dVdT)}$ in nF]		742 + 49.5 x $C_{(dVdT)}$		μs
$\text{UVLO_}t_{\text{off}}(\text{dly})$	UVLO switch turnoff delay	$\text{UVLO}\downarrow$ (20 mV below $V_{(\text{UVLOF})}$) to $\overline{\text{FLT}}\downarrow$	9	11	16	μs
$t_{\text{UVLO_FLT}}(\text{dly})$	UVLO to Fault de-assertion delay	$\text{UVLO}\uparrow$ to $\overline{\text{FLT}}\uparrow$ delay	500	617	700	μs
OVER VOLTAGE PROTECTION INPUT (OVP)						
$\text{OVP_}t_{\text{off}}(\text{dly})$	OVP switch turnOFF delay	$\text{OVP}\uparrow$ (20 mV above $V_{(\text{OVPR})}$) to $\overline{\text{FLT}}\downarrow$	8.5	11	14	μs
$\text{OVP_}t_{\text{on}}(\text{dly})$	OVP switch disable delay	$\text{OVP}\downarrow$ (100 mV below $V_{(\text{OVPR})}$) to FET ON, $C_{(dVdT)} \geq 10\text{ nF}$, [$C_{(dVdT)}$ in nF]		150 + 49.5 x $C_{(dVdT)}$		μs
$t_{\text{OVC}}(\text{dly})$	Maximum duration in over voltage clamp operation	TPS16632 Only		162		ms
$\text{OVC_}t_{\text{FLT}}(\text{dly})$	$\overline{\text{FLT}}$ assertion delay in over voltage clamp operation	TPS16632 Only		617		μs
SHUTDOWN CONTROL INPUT ($\overline{\text{SHDN}}$)						
$t_{\text{SD}}(\text{dly})$	SHUTDOWN entry delay	$\overline{\text{SHDN}}\downarrow$ (below $V_{(\text{SHUTF})}$) to FET OFF	0.8	1	1.5	μs
CURRENT LIMIT						
$t_{\text{FASTTRIP}}(\text{dly})$	Hot-short response time	$I_{(\text{OUT})} > I_{(\text{SCP})}$		1		μs
	Soft short response	$I_{(\text{FASTTRIP})} < I_{(\text{OUT})} < I_{(\text{SCP})}$	2.2	3.2	4.5	μs
$t_{\text{CL_PLIM}}(\text{dly})$	Maximum duration in current & (power limiting: TPS16632 Only)		129	162	202	ms



Timing Requirements (continued)

$-40^{\circ}\text{C} \leq T_A = T_J \leq +125^{\circ}\text{C}$, $4.5\text{ V} < V_{(IN)} = V_{(P_IN)} < 60\text{ V}$, $V_{(\overline{\text{SHDN}})} = 2\text{ V}$, $R_{(ILIM)} = 30\text{ k}\Omega$, $\text{IMON} = \text{PGOOD} = \overline{\text{FLT}} = \text{OPEN}$, $C_{(OUT)} = 1\text{ }\mu\text{F}$, $C_{(dVdT)} = \text{OPEN}$. (All voltages referenced to GND, (unless otherwise noted))

PARAMETER		TEST CONDITIONS	MIN	NOM	MAX	UNIT
$t_{\text{CL_PLIM_FLT(dly)}}$	$\overline{\text{FLT}}$ delay in current & (power limiting): TPS16632 Only		1.09	1.3	1.6	ms
OUTPUT RAMP CONTROL (dVdT)						
$t_{(\text{FASTCHARGE})}$	Output ramp time in fast charging	$C_{(dVdT)} = \text{Open}$, 10% to 90% $V_{(OUT)}$, $C_{(OUT)} = 1\text{ }\mu\text{F}$; $V_{(IN)} = 24\text{V}$	350	495	700	μs
$t_{(dVdT)}$	Output ramp time	$C_{(dVdT)} = 22\text{ nF}$, 10% to 90% $V_{(OUT)}$, $V_{(IN)} = 24\text{V}$		8.35		ms
POWER GOOD (PGOOD)						
t_{PGOODR}	PGOOD delay (deglitch) time	Rising edge	8	11.5	13	ms
t_{PGOODF}	PGOOD delay (deglitch) time	Falling edge	8	10	13	ms
THERMAL PROTECTION						
$t_{(\text{TSD_retry})}$	Retry delay in TSD	MODE = GND	500	648	800	ms
$t_{(\text{Treg_timeout})}$	Thermal Regulation Timeout		1.1	1.25	1.5	s

7.7 Typical Characteristics

$-40^{\circ}\text{C} \leq T_A = T_J \leq +125^{\circ}\text{C}$, $V_{(IN)} = V_{(P_IN)} = 24\text{ V}$, $V_{(\overline{\text{SHDN}})} = 2\text{ V}$, $R_{(ILIM)} = 30\text{ k}\Omega$, $\text{IMON} = \text{PGOOD} = \overline{\text{FLT}} = \text{OPEN}$, $C_{(OUT)} = 1\text{ }\mu\text{F}$, $C_{(dVdT)} = \text{OPEN}$. (Unless stated otherwise)



Typical Characteristics (continued)

$-40^{\circ}\text{C} \leq T_A = T_J \leq +125^{\circ}\text{C}$, $V_{(IN)} = V_{(P_IN)} = 24\text{ V}$, $V_{(\overline{\text{SHDN}})} = 2\text{ V}$, $R_{(ILIM)} = 30\text{ k}\Omega$, $\text{IMON} = \text{PGOOD} = \overline{\text{FLT}} = \text{OPEN}$, $C_{(OUT)} = 1\text{ }\mu\text{F}$, $C_{(dVdT)} = \text{OPEN}$. (Unless stated otherwise)




Figure 3. Input Supply Current vs Supply Voltage in Shutdown




Figure 4. Input Supply Current vs Supply Voltage During Normal Operation




Figure 5. Overload Current Limit vs Temperature




Figure 6. Overload Current Limit vs Temperature




Figure 7. Output Power Limiting Accuracy vs PLIM




Figure 8. Power Limit, Current Limit vs Supply Voltage

Typical Characteristics (continued)

$-40^{\circ}\text{C} \leq T_A = T_J \leq +125^{\circ}\text{C}$, $V_{(IN)} = V_{(P_IN)} = 24\text{ V}$, $V_{(\overline{\text{SHDN}})} = 2\text{ V}$, $R_{(ILIM)} = 30\text{ k}\Omega$, $\text{IMON} = \text{PGOOD} = \overline{\text{FLT}} = \text{OPEN}$, $C_{(OUT)} = 1\text{ }\mu\text{F}$, $C_{(dVdT)} = \text{OPEN}$. (Unless stated otherwise)




Figure 9. Current Monitor Output vs Output Current




Figure 10. IMON Gain Accuracy at Low Output Current Levels




Figure 11. Maximum Duration in Current and Power Limiting vs Temperature




Figure 12. PGOOD Rising and Falling Delay vs Temperature




Figure 13. Thermal Shutdown Time vs Power Dissipation

8 Parameter Measurement Information




Figure 14. Timing Waveforms

9 Detailed Description

9.1 Overview

The TPS1663x is a family of 60-V industrial eFuses. It provides robust protection for all systems and applications powered from 4.5 V to 60 V. For hot-pluggable boards, the device provides hot-swap power management with in-rush current control and programmable output voltage slew rate features using the dVdT pin. Load, source and device protections are provided with many programmable features including overcurrent, overvoltage and undervoltage. The 60-V maximum DC operating and 62-V absolute maximum voltage rating enables system protection from 60-V DC input supply faults from industrial SELV power supplies. The precision overcurrent limit ($\pm 7\%$ at 6 A) helps to minimize over design of the input power supply, while the fast response short circuit protection 1 μ s (typical) immediately isolates the faulty load from the input supply when a short circuit is detected.


The TPS16632 device integrate adjustable output power limiting (PLIM) functionality that simplifies the system design requiring compliance in accordance to standards like IEC61010-1 and UL1310.

The device provides precise monitoring of voltage bus for brown-out and overvoltage conditions and asserts fault signal for the downstream system. Its overall threshold accuracy of 2% ensures tight supervision of bus, eliminating the need for a separate supply voltage supervisor chip.


Additional features of the TPS1663x include:

- $\pm 6\%$ current monitor output (IMON) for health monitoring of the system
- A choice of latch off or automatic restart mode response during current limit, Power Limit and thermal fault using MODE pin
- PGOOD indicator output
- Over temperature protection to safely shutdown in the event of an overcurrent event
- De-glitched fault reporting for supply brown-out and overvoltage faults
- Enable/Disable control from an MCU using $\overline{\text{SHDN}}$ pin

9.2 Functional Block Diagram



Functional Block Diagram (continued)



9.3 Feature Description

9.3.1 Hot Plug-In and In-Rush Current Control

The devices are designed to control the inrush current upon insertion of a card into a live backplane or other "hot" power source. This limits the voltage sag on the backplane's supply voltage and prevents unintended resets of the system power. The controlled start-up also helps to eliminate conductive and radiative interferences. An external capacitor connected from the dVdT pin to GND defines the slew rate of the output voltage at power-on. The fastest output slew rate of 24V/500 μs can be achieved by leaving dVdT pin floating. The inrush current can be calculated using Equation 1.


$$I = C \times \frac{dV}{dT} \geq I(\text{INRUSH}) = C(\text{OUT}) \times \frac{V(\text{IN})}{t_{dVdT}} \quad (1)$$

where

$$t_{dVdT} = 20.8 \times 10^3 \times V(\text{IN}) \times C(\text{dVdT}) \quad (2)$$

Figure 15 illustrates in-rush current control performance of the device during Hot Plug-In.

Feature Description (continued)



$$C_{dVdT} = 100 \text{ nF} \quad C_{OUT} = 1000 \text{ } \mu\text{F} \quad R_{LIM} = 4.02 \text{ k}\Omega$$

Figure 15. Hot Plug In and Inrush Current Control at 24-V Input

9.3.1.1 Thermal Regulation Loop


The average power dissipation within the eFuse during power up with a capacitive load can be calculated using Equation 3.

$$PD(INRUSH) = 0.5 \times V_{(IN)} \times I(INRUSH) \tag{3}$$

System designs requiring to charge large output capacitors rapidly may result in an operating point that exceeds the power dissipation versus time boundary limits of the device defined by Figure 13 characteristic curve. This may result in increase in junction temperature beyond the device's maximum allowed junction temperature. To keep the junction temperature within the operating range, the thermal regulation control loop regulates the junction temperature at $T_{(J_REG)}$, 145°C (typical) by controlling the inrush current profile and thereby limiting the power dissipation within the device automatically. An internal 1.25 sec (typical), $t_{(Treg_timeout)}$ timer starts from the instance the thermal regulation operation kicks in. If the output does not power up within this time then the internal FET is turned OFF. Subsequent operation of the device depends on the MODE configuration (Auto-Retry or latch OFF) setting as per the Table 1. The maximum time-out of 1.25 sec (typical) in thermal regulation loop operation ensures that the device and the system board does not heat up during steady fault conditions such as wake up with output short-circuit. This scheme ensures reliable power up operation.

Thermal regulation control loop is internally enabled during power up by $V_{(IN)}$, UVLO cycling and turn ON using \overline{SHDN} control. Figure 16 illustrates performance of the device operating in thermal regulation loop during power up by $V_{(IN)}$ with a large output capacitor. The Thermal regulation loop gets disabled internally after the power up sequence when the internal FET's gate gets fully enhanced or when the $t_{(Treg_timeout)}$ of 1.25 sec (typical) time is elapsed.

Feature Description (continued)



$$C_{dVdT} = \text{Open} \quad C_{OUT} = 15 \text{ mF} \quad R_{ILIM} = 4.02 \text{ k}\Omega$$

Figure 16. Thermal Regulation Loop Response During Power up with Large Capacitive Load

9.3.2 Undervoltage Lockout (UVLO)

The TPS1663x devices feature an accurate $\pm 2\%$ adjustable undervoltage lockout functionality. When the voltage at UVLO pin falls below $V_{(UVLOF)}$ during input undervoltage fault, the internal FET quickly turns off and $\overline{\text{FLT}}$ is asserted. The UVLO comparator has a hysteresis of 78 mV (typical). To set the input UVLO threshold, connect a resistor divider network from IN supply to UVLO terminal to GND as shown in Figure 17. If the Under-Voltage Lock-Out function is not needed, the UVLO terminal must be connected to the IN terminal. UVLO terminal must not be left floating.






Figure 17. UVLO and OVP Thresholds Set by R_1 , R_2 and R_3

Feature Description (continued)

9.3.3 Overvoltage Protection (OVP)

The TPS1663x incorporate circuitry to protect the system during overvoltage conditions. The TPS16630 features an accurate $\pm 2\%$ adjustable over voltage cut off functionality. A voltage more than $V_{(OVPR)}$ on OVP pin turns off the internal FET and protects the downstream load. To program the OVP threshold externally, connect a resistor divider from IN supply to OVP terminal to GND as shown in Figure 17. The TPS16632 features an internally fixed 39 V maximum overvoltage clamp $V_{(OVC)}$ functionality. The TPS16632 clamps the output voltage to $V_{(OVC)}$, when the input voltage exceeds 40 V. During the output voltage clamp operation, the power dissipation in the internal MOSFET is $PD = (V_{(IN)} - V_{(OVC)}) \times I_{(OUT)}$. Excess power dissipation for a prolonged period can increase the device temperature. To avoid this, the internal FET is operated in overvoltage clamp for a maximum duration of $t_{OVC(dly)}$, 162 msec (typical). After this duration, the internal FET is turned OFF and the subsequent operation of the device depends on the MODE configuration (Auto-Retry or latch OFF) setting as per the Table 1.

Figure 18 illustrates the overvoltage cut-off functionality and Figure 19 illustrates the overvoltage clamp functionality. FLT is asserted after a delay of 617 μ s (typical) after entering in overvoltage clamp mode and remains asserted until the overvoltage fault is removed.



9.3.4 Overload and Short Circuit Protection

The device monitors the load current by sensing the voltage across the internal sense resistor. The FET current is monitored during start-up and normal operation.

9.3.4.1 Overload Protection

The TPS1663x devices feature accurate overload current limiting and fast short circuit protection feature. If the load current exceeds the programmed current limit I_{OL} , the device regulates the current through it at I_{OL} eventually reducing the output voltage. The power dissipation across the device during this operation will be $(V_{IN} - V_{OUT}) \times I_{OL}$ and this could heat up the device and eventually enter into thermal shutdown. The maximum duration for the over current through the FET is $t_{CL_PLIM(dly)}$, 162 msec (typical). If the thermal shutdown occurs before this time the internal FET turns OFF and the device operates either in auto-retry or latch off mode based on MODE pin configuration in Table 1. Set the current limit using Equation 4

$$I_{OL} = \frac{18}{R_{(ILIM)}}$$


where

- $I_{(OL)}$ is the overload current limit in Ampere

Feature Description (continued)

- $R_{(ILIM)}$ is the current limit resistor in $k\Omega$ (4)


During the overload current limiting if the overload condition exists for more than $t_{CL_PLIM_FLT(dly)}$, 1.3 msec (typical), the FLT asserts to warn of impending turnoff of the internal FETs due to the subsequent thermal shutdown event or due to $t_{CL_PLIM(dly)}$ timer expiry. The FLT signal remains asserted until the fault condition is removed and the device resumes normal operation. Figure 20 and Figure 21 illustrate Overload current limiting performance.



The TPS1663x devices feature ILIM pin short and open fault detection and protection. The internal FET is turned OFF when ILIM pin is detected short or open to GND and it remains OFF till the ILIM pin fault is removed.

9.3.4.2 Short Circuit Protection

During a transient output short circuit event, the current through the device increases rapidly. As the current-limit amplifier cannot respond quickly to this event due to its limited bandwidth, the device incorporates a fast-trip comparator. The fast-trip comparator architecture is designed for fast turn OFF $t_{FASTTRIP(dly)} = 1 \mu s$ (typical) with $I_{(SCP)} = 45 A$ of the internal FET during an output short circuit event. The fast-trip threshold is internally set to $I_{(FASTTRIP)}$. The fasttrip circuit holds the internal FET off for only a few microseconds, after which the device turns back on slowly, allowing the current-limit loop to regulate the output current to $I_{(OL)}$. Then the device functions similar to the overload condition. Figure 22 illustrates output hot-short performance of the device.

Feature Description (continued)


$$V_{IN} = 50 \text{ V}$$

$$R_{LIM} = 18 \text{ k}\Omega$$


Figure 22. Output Hot-Short Response

The fast-trip comparator architecture has a supply line noise immunity resulting in a robust performance in noisy environments. This is achieved by controlling the turn OFF time of the internal FET based on the overcurrent level, $I_{(FASTTRIP)}$ through the device. Higher the overcurrent, faster the turn OFF time, $t_{FASTTRIP(dly)}$. At Overload current level in the range of $I_{FASTTRIP} < I_{OUT} < I_{SCP}$ the fast-trip comparator response is 3.2 μs (typical).

9.3.4.2.1 Start-Up With Short-Circuit On Output

When the device is started with short-circuit on the output, the current begins to limit at $I_{(OL)}$. Due to high power dissipation of $V_{IN} \times I_{(OL)}$ within the device the junction temperature increases. Subsequently, the thermal regulation control loop limits the load current to regulate the junction temperature at $T_{(J_REG)}$, 145°C (typical) for a duration of $t_{(Treg_timeout)}$, 1.25 sec (typical). Subsequent operation of the device depends on the MODE configuration (Auto-Retry or latch OFF) setting as per the [Table 1](#). \overline{FLT} gets asserted after $t_{(Treg_timeout)}$ and remains asserted till the output short-circuit is removed. [Figure 23](#) illustrates the behavior of the device in this condition.

Feature Description (continued)



(1)

$$V_{IN} = 24 \text{ V}$$

$$R_{LIM} = 3 \text{ k}\Omega$$

Figure 23. Start-Up With Short on Output

9.3.5 Output Power Limiting, PLIM (TPS16632 Only)

In TPS16630, with a fixed overcurrent limit threshold the maximum output power limit increases linearly with supply input. Electrical Industrial process control equipment such as PLC CPU needs to comply with standards like IEC61010-1 and UL1310 for fire safety which require limited energy and power circuits. Limiting the output power becomes a challenge in such high power applications where the operating supply voltage range is wide. The TPS16632 integrate adjustable output power limiting functionality that simplifies the system design requiring compliance in accordance to this standard.

Connect a resistor from PLIM to GND as shown in Figure 24 to set the output power limiting value. If output power limiting is not required then connect PLIM to GND directly. This disables the PLIM functionality.

During an over power load event the TPS16632 limits the output power at the programmed value set by PLIM resistor. This indirectly results in the device operation in current limiting mode with steady state output voltage and current set by the load characteristics and $P_{LIM} = V_{OUT} \times I_{OUT}$. Figure 8 shows the output power limit and current limit characteristics of TPS16632 with 100 W power limit setting. The maximum duration for the device in power limiting mode is 162 msec (typical), $t_{CL_PLIM(dly)}$. After this time, the device operates either in auto-retry or latch off mode based on MODE pin configuration in Table 1.

$$P_{(PLIM)} = 1 \times R_{(PLIM)} \tag{5}$$

Here $P_{(PLIM)}$ is output power limit in watts, $R_{(PLIM)}$ is the power limit setting resistor in k Ω .

During the output power limiting operation, \overline{FLT} asserts after a delay of $t_{CL_PLIM_FLT(dly)}$. The \overline{FLT} signal remains asserted until the over power load condition is removed and the device resumes normal operation. Figure 25 illustrate output power limiting performance of TPS16632 with 100 W setting for class-2 power supply designs .

Feature Description (continued)





Figure 24. TPS16632 Typical Application Schematic



(1)

$$R_{PLIM} = 100 \text{ k}\Omega$$

$$R_{ILIM} = 3 \text{ k}\Omega$$

Figure 25. 100 W class 2, Output Power Limiting Response of TPS16632

9.3.6 Current Monitoring Output (IMON)

The TPS1663x devices feature an accurate analog current monitoring output. A current source at IMON terminal is internally configured to be proportional to the current flowing from IN to OUT. This current can be converted into a voltage using a resistor $R_{(IMON)}$ from IMON terminal to GND terminal. The IMON voltage can be used as a means of monitoring current flow through the system. The maximum voltage ($V_{(IMONmax)}$) for monitoring the current is limited to 4 V. This puts a limitation on maximum value of $R_{(IMON)}$ resistor and is determined by Equation 6.

$$V_{(IMON)} = [I_{(OUT)} \times GAIN_{(IMON)}] \times R_{(IMON)}$$

Where,

- $GAIN_{(IMON)}$ is the gain factor $I_{(IMON)}:I_{(OUT)} = 27.9\mu A/A$ (Typical)
- $I_{(OUT)}$ is the load current

(6)

Refer to Figure 9 for IMON output versus load current plot. Figure 26 illustrates IMON performance.

Feature Description (continued)




Figure 26. IMON Response During a Load Step

The IMON pin must not have a bypass capacitor to avoid delay in the current monitoring information.

9.3.7 FAULT Response ($\overline{\text{FLT}}$)

The $\overline{\text{FLT}}$ open-drain output asserts (active low) under the faults events such as undervoltage, overvoltage, overload, power limiting, ILIM pin short and thermal shutdown conditions. The device is designed to eliminate false reporting by using an internal "de-glitch" circuit for fault conditions without the need for an external circuitry. FLT can be left open or connected to GND when not used.

9.3.8 Power Good Output (PGOOD)

The devices feature an open drain Power good (PGOOD) indicator output. PGOOD can be used for enable-disable control of the downstream loads like DC-DC converters. PGOOD goes high when the internal FET's gate is enhanced. It goes low when the internal FET turns OFF during a fault event or when SHDN is pulled low. There is a deglitch of 11.5 msec (typical), t_{PGOODR} at the rising edge and 10 msec (typical), t_{PGOODF} on falling edge. PGOOD is a rated for 60 V and can be pulled to IN or OUT through a resistor.

9.3.9 IN, P_IN, OUT and GND Pins

Connect a minimum of 0.1- μF capacitor across IN and GND. Connect P_IN and IN together. Do not leave any of the IN and OUT pins un-connected.


9.3.10 Thermal Shutdown

The device has a built-in overtemperature shutdown circuitry designed to protect the internal FET, if the junction temperature exceeds $T_{(\text{TSD})}$, 165°C (typical). After the thermal shutdown event, depending upon the mode of fault response configured as shown in Table 1, the device either latches off or commences an auto-retry cycle of 648 msec (typical), $t_{(\text{TSD_retry})}$ after $T_{\text{J}} < [T_{(\text{TSD})} - 11^{\circ}\text{C}]$. During the thermal shutdown, the fault pin $\overline{\text{FLT}}$ pulls low to indicate a fault condition.

9.3.11 Low Current Shutdown Control ($\overline{\text{SHDN}}$)

The internal and the external FET and hence the load current can be switched off by pulling the $\overline{\text{SHDN}}$ pin below 0.8-V threshold with a micro-controller GPIO pin or can be controlled remotely with an opto-isolator device. The device quiescent current reduces to 21 μA (typical) in shutdown state. To assert SHDN low, the pull down must have sinking capability of at least 10 μA . To enable the device, $\overline{\text{SHDN}}$ must be pulled up to atleast 2 V. Once the device is enabled, the internal FET turns on with dVdT mode. Figure 27 and Figure 28 illustrate the performance of SHDN control.

Feature Description (continued)



9.4 Device Functional Modes

The TPS1663x devices respond differently to overload with MODE pin configurations. The operational differences are explained in [Table 1](#).

Table 1. Device Operational Differences Under Different MODE Configurations

MODE Pin Configuration	Power Limiting, Over Current fault and Thermal Shutdown Operation
Open	Active Current limiting for a maximum duration of $t_{CL_PLIM(dly)}$. There after Latches OFF. Latch reset by toggling $\overline{\text{SHDN}}$ or UVLO low to high or power cycling IN
Shorted to GND	Active Current limiting for a maximum duration of $t_{CL_PLIM(dly)}$. There after auto-retries after a delay of $t_{(TSD_retry)}$.

10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The TPS1663x is a 60-V eFuse, typically used for Hot-Swap and Power rail protection applications. It operates from 4.5 V to 60 V with programmable current limit, overvoltage, undervoltage protections. The device aids in controlling in-rush current and provides output power limiting for systems such as PLCs, Telecom Radios, Industrial Printers. The device also provides robust protection for multiple faults on the system rail.

The [Detailed Design Procedure](#) section can be used to select component values for the device. Additionally, a spreadsheet design tool [TPS1663 Design Calculator](#) is available in the web product folder.

10.2 Typical Application




Figure 29. 20 V - 50 V, 1-A eFuse Protection Circuit for Telecom Radios

10.2.1 Design Requirements

Table 2 shows the Design Requirements for TPS16630.

Table 2. Design Requirements

DESIGN PARAMETER		EXAMPLE VALUE
$V_{(IN)}$	Input voltage range	20 V - 50 V
$V_{(UV)}$	Undervoltage lockout set point	18 V
$V_{(OV)}$	Overvoltage cutoff set point	55 V
$I_{(LIM)}$	Overload Current limit	1 A
C_{OUT}	Output capacitor	100 μ F
$I_{(INRUSH)}$	Inrush Current limit	300 mA

10.2.2 Detailed Design Procedure

10.2.2.1 Programming the Current-Limit Threshold $R_{(ILIM)}$ Selection

The $R_{(ILIM)}$ resistor at the ILIM pin sets the overload current limit, this can be set using Equation 7.

$$R_{(ILIM)} = \frac{18}{I_{OL}} = 18k\Omega$$

where

$$\bullet I_{LIM} = 1 \text{ A} \quad (7)$$

Choose the closest standard 1% resistor value : $R_{(LIM)} = 18 \text{ k}\Omega$

10.2.2.2 Undervoltage Lockout and Overvoltage Set Point

The undervoltage lockout (UVLO) and overvoltage trip point are adjusted using an external voltage divider network of R_1 , R_2 and R_3 connected between IN, UVLO, OVP and GND pins of the device. The values required for setting the undervoltage and overvoltage are calculated by solving [Equation 8](#) and [Equation 9](#).

$$V_{(OVPR)} = \frac{R_3}{R_1 + R_2 + R_3} \times V_{(OV)} \quad (8)$$

$$V_{(UVLOR)} = \frac{R_2 + R_3}{R_1 + R_2 + R_3} \times V_{(UV)} \quad (9)$$

For minimizing the input current drawn from the power supply $\{I_{(R123)} = V_{(IN)} / (R_1 + R_2 + R_3)\}$, it is recommended to use higher value resistance for R_1 , R_2 and R_3 .

However, the leakage current due to external active components connected at resistor string can add error to these calculations. So, the resistor string current, $I_{(R123)}$ must be chosen to be 20x greater than the leakage current of UVLO and OVP pins.

From the device electrical specifications, $V_{(OVPR)} = 1.2 \text{ V}$ and $V_{(UVLOR)} = 1.2 \text{ V}$. From the design requirements, $V_{(OV)}$ is 55 V and $V_{(UV)}$ is 18 V. To solve the equation, first choose the value of $R_3 = 20.5 \text{ k}\Omega$ and use [Equation 8](#) to solve for $(R_1 + R_2) = 930 \text{ k}\Omega$. Use [Equation 9](#) and value of $(R_1 + R_2)$ to solve for $R_2 = 43 \text{ k}\Omega$ and finally $R_1 = 887 \text{ k}\Omega$.

Choose the closest standard 1% resistor values: $R_1 = 887 \text{ k}\Omega$, $R_2 = 43 \text{ k}\Omega$, and $R_3 = 20.5 \text{ k}\Omega$.

10.2.2.3 Setting Output Voltage Ramp Time (t_{dVdT})

Use [Equation 1](#) and [Equation 2](#) to calculate required $C_{(dVdT)}$ for achieving an inrush current of 300 mA. $C_{(dVdT)} = 22 \text{ nF}$. [Figure 30](#) and [Figure 31](#) illustrates the inrush current limiting performance during 50 V hot-plug in condition.

10.2.2.3.1 Support Component Selections R_{PGOOD} and $C_{(IN)}$

The R_{PGOOD} serves as pull-up for the open-drain output. The current sink by this pin must not exceed 10 mA (see the [Absolute Maximum Ratings](#) table). Typical resistance value in the range of 10 k Ω to 100 k Ω is recommended for R_{PGOOD} . [Figure 33](#) and [Figure 35](#) illustrate the power up and power down performance of the system respectively. The $C_{(IN)}$ is a local bypass capacitor to suppress noise at the input. A minimum of 0.1 μF is recommended for $C_{(IN)}$.

10.2.3 Application Curves




Figure 30. Hot-Plug In at 50-V Supply with No Load




Figure 31. Hot-Plug In at 50-V Supply with 60-Ω Load




Figure 32. Overload Performance During Load Step from 140 Ω to 40 Ω




Figure 33. Coming Out of Overload with Load Step from 40 Ω to 140 Ω




Figure 34. Output Hot-short Performance with 50-V Input Supply




Figure 35. Turn ON using $\overline{\text{SHDN}}$ Control




Figure 36. Turn OFF using $\overline{\text{SHDN}}$ Control

10.3 System Examples

10.3.1 Simple 24-V Power Supply Path Protection

With the TPS1663x, a simple 24-V power supply path protection can be realized using a minimum of three external components as shown in the schematic diagram in [Figure 37](#). The external components required are: a $R_{(ILIM)}$ resistor to program the current limit, $C_{(IN)}$ and $C_{(OUT)}$ capacitors.

System Examples (continued)




Figure 37. TPS16630 Configured for a Simple Power Supply Path Protection

Protection features with this configuration include:

- 39 V (maximum) overvoltage clamp output
- Inrush current control with 24V/500 μ s output voltage slew rate
- Accurate current limiting with Auto-Retry

11 Power Supply Recommendations

The TPS1663x eFuse is designed for the supply voltage range of 4.5 V $\leq V_{IN} \leq 60$ V. If the input supply is located more than a few inches from the device, an input ceramic bypass capacitor higher than 0.1 μ F is recommended. Power supply must be rated higher than the current limit set to avoid voltage droops during overcurrent and short circuit conditions.

11.1 Transient Protection

In case of short circuit and overload current limit, when the device interrupts current flow, input inductance generates a positive voltage spike on the input and output inductance generates a negative voltage spike on the output. The peak amplitude of voltage spikes (transients) depends on the value of inductance in series to the input or output of the device. These transients can exceed the *Absolute Maximum Ratings* of the device if steps are not taken to address the issue.

Typical methods for addressing transients include:

- Minimizing lead length and inductance into and out of the device
- Using large PCB GND plane
- Use of a Schottky diode across the output and GND to absorb negative spikes
- A low value ceramic capacitor ($C_{(IN)}$) to approximately 0.1 μ F) to absorb the energy and dampen the transients.

The approximate value of input capacitance can be estimated with [Equation 10](#).

$$V_{\text{spike(Absolute)}} = V_{(IN)} + I_{(LOAD)} \times \sqrt{\frac{L_{(IN)}}{C_{(IN)}}}$$

where


- $V_{(IN)}$ is the nominal supply voltage
- $I_{(LOAD)}$ is the load current
- $L_{(IN)}$ equals the effective inductance seen looking into the source
- $C_{(IN)}$ is the capacitance present at the input

(10)

Transient Protection (continued)

Some applications may require additional Transient Voltage Suppressor (TVS) to prevent transients from exceeding the *Absolute Maximum Ratings* of the device. These transients can occur during positive and negative surge tests on the supply lines. In such applications it is recommended to place at least 1 μF of input capacitor.

The circuit implementation with optional protection components (a ceramic capacitor, TVS and schottky diode) is shown in [Figure 38](#)



* Optional components needed for suppression of transients

Figure 38. Circuit Implementation with Optional Protection Components for TPS1663x

12 Layout

12.1 Layout Guidelines

- For all the applications, a 0.1 μF or higher value ceramic decoupling capacitor is recommended between IN terminal and GND.
- High current carrying power path connections must be as short as possible and must be sized to carry at least twice the full-load current. See [Figure 39](#) and [Figure 40](#) for a typical PCB layout example.
- Locate all the TPS1663x family support components $R_{(ILIM)}$, $R_{(PLIM)}$, $C_{(dVdT)}$, $R_{(IMON)}$, UVLO, OVP resistors close to their connection pin. Connect the other end of the component to the GND with shortest trace length.
- The trace routing for the $R_{(ILIM)}$, $R_{(PLIM)}$ component to the device must be as short as possible to reduce parasitic effects on the current limit and power limit accuracy. These traces must not have any coupling to switching signals on the board.
- Protection devices such as TVS, snubbers, capacitors, or diodes must be placed physically close to the device they are intended to protect, and routed with short traces to reduce inductance. For example, a protection Schottky diode is recommended to address negative transients due to switching of inductive loads, and it must be physically close to the OUT and GND pins.
- Thermal Considerations: When properly mounted, the PowerPAD package provides significantly greater cooling ability. To operate at rated power, the PowerPAD must be soldered directly to the board GND plane directly under the device. Other planes, such as the bottom side of the circuit board can be used to increase heat sinking in higher current applications.

12.2 Layout Example

- Top Layer
- Bottom layer GND plane
- Top Layer GND Plane
- Via to Bottom Layer




Figure 39. PCB Layout Example with QFN Package with a 2 Layer PCB

Layout Example (continued)

- Top Layer
- ▨ Bottom layer GND plane
- Top Layer GND Plane
- Via to Bottom Layer




Figure 40. Typical PCB Layout Example with HTSSOP Package with a 2 Layer PCB

13 Device and Documentation Support

13.1 Documentation Support

13.1.1 Related Documentation

- [TPS1663 Design Calculator](#)

13.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

13.3 Community Resources

TI E2E™ [support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

13.4 Trademarks

E2E is a trademark of Texas Instruments.

13.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

13.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

14.1 Package Option Addendum

14.1.1 Packaging Information

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish ⁽³⁾	MSL Peak Temp ⁽⁴⁾	Op Temp (°C)	Device Marking ⁽⁵⁾⁽⁶⁾
PTPS16630PWPR	ACTIVE	HTSSOP	PWP	20	2000	TBD	Call TI	Call TI	-40 to 125	
TPS16630PWPR	ACTIVE	HTSSOP	PWP	20	2000	Green (RoHS& no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS16630
TPS16630PWPT	ACTIVE	HTSSOP	PWP	20	250	Green (RoHS& no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS16630

- (1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PRE_PROD Unannounced device, not in production, not available for mass market, nor on the web, samples not available.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
- (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)
- (3) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.
- (4) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (5) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device
- (6) Multiple Device markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


Package Option Addendum (continued)

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish ⁽³⁾	MSL Peak Temp ⁽⁴⁾	Op Temp (°C)	Device Marking ⁽⁵⁾⁽⁶⁾
TPS16630RGER	ACTIVE	VQFN	RGE	24	3000	Green (RoHS& no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	–40 to 125	TPS16630
TPS16630RGET	ACTIVE	VQFN	RGE	24	250	Green (RoHS& no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	–40 to 125	TPS16630
TPS16632RGER	ACTIVE	VQFN	RGE	24	3000	Green (RoHS& no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	–40 to 125	TPS16632
TPS16632RGET	ACTIVE	VQFN	RGE	24	250	Green (RoHS& no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	–40 to 125	TPS16632


14.1.2 Tape and Reel Information



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS16630PWPR	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
TPS16630PWPT	HTSSOP	PWP	20	250	180.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
TPS16630RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS16630RGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS16632RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS16632RGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS16630PWPR	HTSSOP	PWP	20	2000	367.0	367.0	38.0
TPS16630PWPT	HTSSOP	PWP	20	250	210.0	185.0	35.0
TPS16630RGER	VQFN	RGE	24	3000	367.0	367.0	35.0
TPS16630RGET	VQFN	RGE	24	250	210.0	185.0	35.0
TPS16632RGER	VQFN	RGE	24	3000	367.0	367.0	35.0
TPS16632RGET	VQFN	RGE	24	250	210.0	185.0	35.0




PACKAGE OUTLINE

PWP0020T

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



4224598/A 10/2018

PowerPAD is a trademark of Texas Instruments.

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.
5. Features may differ or may not be present.

EXAMPLE BOARD LAYOUT

PWP0020T

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



4224598/A 10/2018

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
9. Size of metal pad may vary due to creepage requirement.
10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

PWP0020T

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE




NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

PACKAGE OUTLINE
VQFN - 1 mm max height

RGE0024H

PLASTIC QUAD FLATPACK- NO LEAD



4219016 / A 08/2017


NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT
VQFN - 1 mm max height

RGE0024H

PLASTIC QUAD FLATPACK- NO LEAD



4219016 / A 08/2017


NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN
VQFN - 1 mm max height

RGE0024H

PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..

MECHANICAL DATA

PWP (R-PDSO-G20)


PowerPAD™ PLASTIC SMALL OUTLINE



- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
 - This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <<http://www.ti.com>>.
 - See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.


PWP0020T



PACKAGE OUTLINE

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



4224598/A 10/2018

PowerPAD is a trademark of Texas Instruments.

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.
5. Features may differ or may not be present.

EXAMPLE BOARD LAYOUT


PWP0020T

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



4224598/A 10/2018

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
9. Size of metal pad may vary due to creepage requirement.
10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

PWP0020T

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	3.31 X 3.31
0.125	2.96 X 2.96 (SHOWN)
0.15	2.70 X 2.70
0.175	2.50 X 2.50

4224598/A 10/2018

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

RGE 24

GENERIC PACKAGE VIEW

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4204104/H

RGE0024H

PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK- NO LEAD



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




LAND PATTERN EXAMPLE
SCALE: 20X



4219016 / A 08/2017

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<https://www.ti.com/legal/termsofsale.html>) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2021, Texas Instruments Incorporated