
- Member of the Texas Instruments
 Widebus™ Family
- Compatible With IEEE Std 1149.1-1990 (JTAG) Test Access Port and Boundary-Scan Architecture
- Includes D-Type Flip-Flops and Control Circuitry to Provide Multiplexed Transmission of Stored and Real-Time Data
- Two Boundary-Scan Cells Per I/O for Greater Flexibility

- SCOPE™ Instruction Set
 - IEEE Std 1149.1-1990 Required Instructions, Optional INTEST, and P1149.1A CLAMP and HIGHZ
 - Parallel Signature Analysis at Inputs
 With Masking Option
 - Pseudorandom Pattern Generation From Outputs
 - Sample Inputs/Toggle Outputs
 - Binary Count From Outputs
 - Device Identification
 - Even-Parity Opcodes



description

This scan test device with a 18-bit bus transceiver and register is a member of the Texas Instruments SCOPE™ testability IC family. This device supports IEEE Std 1149.1-1990 boundary scan to facilitate testing of complex circuit board assemblies. Scan access to the test circuitry is accomplished via the four-wire test access port (TAP) interface.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SCOPE and Widebus are trademarks of Texas Instruments.



SN74ABT18646 SCAN TEST DEVICE WITH 18-BIT TRANSCEIVER AND REGISTER

SCBS131A - AUGUST 1992 - REVISED JANUARY 2002

description (continued)

In the normal mode, this device is an 18-bit bus transceiver and register that allows for multiplexed transmission of data directly from the input bus or from the internal registers. It can be used either as two 9-bit transceivers or one 18-bit transceiver. The test circuitry can be activated by the TAP to take snapshot samples of the data appearing at the device pins or to perform a self-test on the boundary test cells. Activating the TAP in the normal mode does not affect the functional operation of the SCOPE bus transceivers and registers.

Transceiver function is controlled by output-enable (\overline{OE}) and direction (DIR) inputs. When \overline{OE} is low, the transceiver is active and operates in the A-to-B direction when DIR is high or in the B-to-A direction when DIR is low. When \overline{OE} is high, both the A and B outputs are in the high-impedance state, effectively isolating both buses.

Data flow is controlled by clock (CLKAB and CLKBA) and select (SAB and SBA) inputs. Data on the A bus is clocked into the associated registers on the low-to-high transition of CLKAB. When SAB is low, real-time A data is selected for presentation to the B bus (transparent mode). When SAB is high, stored A data is selected for presentation to the B bus (registered mode). The function of the CLKBA and SBA inputs mirrors that of CLKAB and SAB, respectively. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the SN74ABT18646.

In the test mode, the normal operation of the SCOPE bus transceivers and registers is inhibited, and the test circuitry is enabled to observe and control the I/O boundary of the device. When enabled, the test circuitry can perform boundary scan test operations according to the protocol described in IEEE Std 1149.1-1990.

Four dedicated test pins are used to observe and control the operation of the test circuitry: test data input (TDI), test data output (TDO), test mode select (TMS), and test clock (TCK). Additionally, the test circuitry can perform other testing functions, such as parallel signature analysis on data inputs and pseudorandom pattern generation from data outputs. All testing and scan operations are synchronized to the TAP interface.

Additional flexibility is provided in the test mode through the use of two boundary scan cells (BSCs) for each I/O pin. This allows independent test data to be captured and forced at either bus (A or B). A PSA/COUNT instruction is also included to ease the testing of memories and other circuits where a binary count addressing scheme is useful.

ORDERING INFORMATION

TA	PACKAG	ΕŤ	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
–40°C to 85°C	LQFP – PM	Tray	SN74ABT18646PM	ABT18646	

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



SN74ABT18646 SCAN TEST DEVICE WITH 18-BIT TRANSCEIVER AND REGISTER SCBS131A – AUGUST 1992 – REVISED JANUARY 2002

FUNCTION TABLE (normal mode, each 9-bit section)

		INP	UTS			DAT	A I/O	OPERATION OR FUNCTION
OE	DIR	CLKAB	CLKBA	SAB	SBA	A1-A9	B1-B9	OPERATION OR FUNCTION
Х	Х	1	Х	Х	Х	Input	Unspecified [†]	Store A, B unspecified [†]
Х	X	Χ	↑	Χ	Χ	Unspecified [†]	Input	Store B, A unspecified [†]
Н	Х	1	↑	Х	Х	Input	Input	Store A and B data
Н	Х	L	L	Χ	Χ	Input disabled	Input disabled	Isolation, hold storage
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus
L	L	Χ	Χ	Χ	Н	Output	Input disabled	Stored B data to A bus
L	Н	Х	Х	L	Х	Input	Output	Real-time A data to B bus
L	Н	L	Χ	Н	X	Input disabled	Output	Stored A data to B bus

[†] The data output functions can be enabled or disabled by various signals at the OE and DIR inputs. Data input functions are always enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.




BUS B BUSA Ω OE DIR CLKAB CLKBA SAB SBA OE DIR CLKAB CLKBA SAB SBA L L Н Χ Χ Χ Χ L Χ **REAL-TIME TRANSFER REAL-TIME TRANSFER BUS B TO BUS A BUS A TO BUS B BUS B** В **BUSA BUSA** BUS OE X OE DIR CLKAB CLKBA SAB SBA DIR CLKAB CLKBA SAB SBA Χ Χ Χ \uparrow Χ L Χ Χ Χ Н L Χ \uparrow Χ Χ Χ Χ Χ Н L Χ Н Χ \uparrow Χ Χ STORAGE FROM TRANSFER STORED DATA A, B, OR A AND B TO A AND/OR B

Figure 1. Bus-Management Functions



functional block diagram





SN74ABT18646 SCAN TEST DEVICE WITH 18-BIT TRANSCEIVER AND REGISTER

SCBS131A - AUGUST 1992 - REVISED JANUARY 2002

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, V _I : Except I/O ports (see Note 1)	0.5 V to 7 V
I/O ports (see Note 1)	–0.5 V to 5.5 V
Voltage range applied to any output in the high state or power-off state, VO	–0.5 V to 5.5 V
Current into any output in the low state, I _O	128 mA
Input clamp current, I _{IK} (V _I < 0)	–18 mA
Output clamp current, I_{OK} ($V_O < 0$)	–50 mA
Package thermal impedance, θ _{JA} (see Note 2)	34°C/W
Storage temperature range, T _{stq}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
VCC	Supply voltage	4.5	5.5	V
VIH	High-level input voltage	2		V
VIL	Low-level input voltage		0.8	V
٧ _I	Input voltage	0	VCC	V
ЮН	High-level output current		-32	mA
loL	Low-level output current		64	mA
Δt/Δν	Input transition rise or fall rate		10	ns/V
TA	Operating free-air temperature	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

^{2.} The package thermal impedance is calculated in accordance with JESD 51-7.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Note 4)

PARAMETER		TEST CONDITION	ONS	MIN	TYP [†]	MAX	UNIT	
VIK	$V_{CC} = 4.5 \text{ V},$	I _I = -18 mA				-1.2	V	
Vau	$V_{CC} = 4.5 \text{ V},$	2.5			V			
VOH	$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -32 \text{ mA}$		2			V	
VOL	$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 64 \text{ mA}$				0.55	V	
	V _{CC} = 5.5 V,	V _I = V _{CC} or GND	CLK, DIR, OE, S, TCK			±1		
li li	vCC = 5.5 v,	AL = ACC OLGIAD	A or B ports			±100	μΑ	
lн	$V_{CC} = 5.5 \text{ V},$	$V_I = V_{CC}$	TDI, TMS			10	μΑ	
Iμ	$V_{CC} = 5.5 V,$	$V_I = GND$,	TDI, TMS			-150	μΑ	
IOZH [‡]	$V_{CC} = 5.5 V,$	$V_0 = 2.7 \text{ V}$				50	μΑ	
I _{OZL} ‡	$V_{CC} = 5.5 V,$	$V_0 = 0.5 V$				-50	μΑ	
l _{off}	$V_{CC} = 0$,	V_I or $V_O \le 5.5 \text{ V}$				±100	μΑ	
ICEX	$V_{CC} = 5.5 V,$	$V_0 = 5.5 V$,	Outputs high			50	μΑ	
ΙΟ [§]	$V_{CC} = 5.5 \text{ V},$	V _O = 2.5 V		-50		-200	mA	
	V _{CC} = 5.5 V,		Outputs high			5.5		
Icc	$I_O = 0$,	A or B ports	Outputs low			38¶	mA	
	$V_I = V_{CC}$ or GND		Outputs disabled			5		
∆l _{CC} #	V _{CC} = 5.5 V,	One input at 3.4 V,	Other inputs at V _{CC} or GND			2	mA	
Ci	V _I = 2.5 V or 0.5 V,		Control inputs		3		pF	
C _{io}	$V_O = 2.5 \text{ V or } 0.5 \text{ V},$		A or B ports		10		pF	
Co	$V_O = 2.5 \text{ V or } 0.5 \text{ V},$		TDO		8		pF	

NOTE 4: Preliminary specifications based on SPICE analysis

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (normal mode) (see Note 4 and Figure 2)

fclock	Clock frequency	CLKAB or CLKBA		100	MHz	
t _W	Pulse duration	CLKAB or CLKBA high or low	4		ns	
t _{su}	Setup time	A before CLKAB↑ or B before CLKBA↑	4.5		ns	
th	Hold time	A after CLKAB↑ or B after CLKBA↑	0		ns	

NOTE 4: Preliminary specifications based on SPICE analysis



[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[‡]The parameters I_{OZH} and I_{OZL} include the input leakage current.

[§] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

 $[\]P$ If both A and B ports are low, I_{CCL} is 76 mA.

[#] This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (test mode) (see Note 4 and Figure 2)

			MIN	MAX	UNIT
fclock	Clock frequency	тск		50	MHz
t _W	Pulse duration	TCK high or low	8		ns
		A, B, CLK, DIR, OE, or S before TCK↑	4.5		
t _{su}	Setup time	TDI before TCK↑	7.5		ns
		TMS before TCK↑	3		ı
		A or B after TCK↑	0.5		
۱.	Hold time	CLK, DIR, OE, or S after TCK↑	0		no
t _h	noid time	TDI after TCK↑	0.5		ns
		TMS after TCK↑	0.5		
t _d	Delay time	Power up to TCK↑	50		ns
t _r	Rise time	V _{CC} power up	1		μs

NOTE 4: Preliminary specifications based on SPICE analysis

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (normal mode) (see Note 4 and Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	MAX	UNIT
f _{max}	CLKAB or CLKBA		100		MHz
t _{PLH}	A or B	B or A	2	5.4	ns
^t PHL	7 0 6	B 01 A	2	6.6	115
^t PLH	CLKAB or CLKBA	B or A	2.5	8	no
^t PHL	CLNAB OF CLNBA	BOLA	2.5	7.4	ns
^t PLH	SAB or SBA	B or A	2	7.5	20
^t PHL	SAB OI SBA	BOLA	2	8	ns
^t PZH	DIR	B or A	2	8	20
^t PZL	DIK	BOLA	3	9.1	ns
^t PZH		B or A	2.5	8.6	no
^t PZL	ŌĒ	BULA	3	9.3	ns
^t PHZ	DIR	B or A	3.5	11.1	20
t _{PLZ}	DIK	BOLA	3	8.8	ns
t _{PHZ}	ŌĒ	B or A	3.5	10.5	no
t _{PLZ}		D OI A	2	8.5	ns

NOTE 4: Preliminary specifications based on SPICE analysis




switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (test mode) (see Note 4 and Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	MAX	UNIT
f _{max}	TCK		50		MHz
t _{PLH}	TCK↓	A or B	2.5	13.5	ns
tPHL	ICK↓	AUIB	2.5	12.5	110
t _{PLH}	TCK↓	TDO	2	6.5	
tPHL	ICK↓	100	2	6.5	ns
t _{PZH}	TCK↓	A or B	4.5	13.8	ns
t _{PZL}	T CR↓	AUIB	5	14.5	115
^t PZH	TCK↓	TDO	2	7	
t _{PZL}	ICK↓	100	3	7.5	ns
t _{PHZ}	TCK↓	A or B	4	17	
tPLZ	ICK↓	AUIB	3	16	ns
t _{PHZ}	тск↓	TDO	3	9	no
t _{PLZ}] ICK↓	100	3	7.5	ns

NOTE 4: Preliminary specifications based on SPICE analysis

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50~\Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms





PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74ABT18646PM	ACTIVE	LQFP	PM	64	160	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	ABT18646	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.


- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PLASTIC QUAD FLATPACK




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. Reference JEDEC registration MS-026.



PLASTIC QUAD FLATPACK




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
 7. For more information, see Texas Instruments literature number SLMA004 (www.ti.com/lit/slma004).



PLASTIC QUAD FLATPACK



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated